

UNITED STATES PATENT APPLICATION FOR:

Method and Apparatus for Encoding Information

INVENTORS:

Michael Yo-Yun Ho
4318 Union Street
Burnaby, British Columbia V5C 2X6
Canada
Canadian Citizenship

Oon-Sim Ang
2606-388 Drake Street
Vancouver, British Columbia V6B 6A8
Canada
Canadian Citizenship


Barry Kazuto Tsuji
5726 Sussex Avenue
Burnaby, British Columbia V5H 3B5
Canada
Canadian Citizenship

Oreste Basil Varelas
35-1425 Lamey's Mill Road
Vancouver, British Columbia V6H 3W2
Canada
Canadian Citizenship

ATTORNEY DOCKET NUMBER: 812004US
CLIENT DOCKET NO. WBS-P-004

CERTIFICATION OF MAILING UNDER 37 C.F.R. 1.10

I hereby certify that this New Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on September 27, 2001, in an envelope marked as "Express Mail United States Postal Service", Mailing Label No. EL 804719681 US, addressed to: Assistant Commissioner for Patents, Box PATENT APPLICATION, Washington, D.C. 20231.


Signature

Tina R. Hall
Name

September 27, 2001
Date of signature

MOSER, PATTERSON & SHERIDAN, LLP
4149 El Camino Way, Suite B
Palo Alto, CA
d. 650.320.0000
f. 650.320.0099

Method and Apparatus for Encoding Information

CROSS-REFERENCE TO RELATED APPLICATION(S)

[0001] This application is a continuation-in-part of co-pending United States Patent Application entitled "Method and Apparatus for Frame-Based Protocol Processing" to Oreste Basil Varelas and Barry Kazuto Tsuji, named inventors herein, application serial number 09/862,141, filed May 21, 2001, attorney docket number 812002, and co-pending United States Patent Application entitled "Clock Signal Decoupling for Synchronous Operation" to Oon-Sim Ang, Oreste Basil Varelas and Barry Kazuto Tsuji, named inventors herein, application serial number 09/930,102, filed August 14, 2001, attorney docket number 812003, and each of which is assigned to the same assignee, both of which are incorporated by reference as fully set forth herein.

BACKGROUND OF THE DISCLOSURE

Field of the Invention

[0002] This invention relates to multiplexing information channels to a single channel, and more particularly to multiplexing data channels to a single channel prior to overhead extraction and insertion.

Description of Related Art

[0003] In telecommunications protocols, data is typically framed or packetized prior to transmission. In each of these frames or packets, there will be a section containing overhead or header information, and a section that contains data. Overhead or header information typically includes information for routing a transmission, among other types of information.

[0004] Referring to FIG. 1, there is shown a block diagram of an exemplary embodiment of Synchronous Transport Signal (STS) frame 10 in accordance with the prior art. STS frame 10 may be any of a variety of levels, conventionally where N is equal to 1, 3, 12, 48, 192, or 768 and data rate is N times 51.84 megabits per second (Mbps); although, N may be an integer coventionally from 1 to 768. As

shown in FIG. 1, an STS-3 frame 10 is indicated. Frame 10 comprises section overhead (SOH) 18, line overhead (LOH) 19, and in payload area 12 comprise path overhead (POH) 15 and user data area 14 both of synchronous payload envelope (SPE) 13. STS-3 frame 10 may be provided on a separate channels. So, continuing the above example, STS-N may be channelized.

[0005] In multi-channel physical layer devices, individual pins associated with each field in each individual channel header are conventionally provided. Other multi-channel physical layer devices have distinct pins for all header information for each channel. Accordingly, depending on the number of channels as well as complexity of a protocol employed, each type of the physical layer devices mentioned above result in a device with significantly large number for a pin count as N is increased. It should be appreciated that this pin count is conventionally doubled owing having both a transmit path and a receive path. Conventionally, both paths have the same number of pins associated with overhead bytes for their respective data path.

[0006] Because data rate may vary slightly from one STS channel to the next STS channel, absence of alignment of data causes problems with respect to extracting overhead. One signal may be at 51.84 megabits per second while another data rate on another channel is slightly higher and yet another data rate on yet another channel is slightly lower than that data transmission rate. Accordingly, overhead from such signals is extracted and inserted separately for each data rate-varying channel. In other words, there is an independent extraction port and an independent insertion port for each channel. This, however, uses a substantial number of pins.

[0007] Accordingly, it would be desirable to provide an interface with a lower pin count, and more particularly to reduce pin count on both transmit and receive sides.

SUMMARY OF INVENTION

[0008] The present invention provides method and apparatus for encoding overhead. More particularly, a method for encoding overhead is provided. Overhead is obtained. A row location encoding, a column location encoding, a frame number encoding and a channel number encoding are provided for the obtained overhead. These encodings are assembled to provide a field of encoded overhead information.

[0009] Another aspect of the present invention is an apparatus for encoding transport information. A first overhead processor is coupled to at least one channel and configured to obtain a first portion of transport information from the at least one channel. A second overhead processor is coupled to the at least one channel and configured to obtain a second portion of transport information from the at least one channel. A path pointer processor is coupled to the at least one channel. A third overhead processor is coupled to the path pointer processor and configured to obtain a third portion of transport information from the at least one channel. An overhead extractor is coupled to the first overhead processor, the second overhead processor and the third overhead processor to receive the first portion of transport information, the second portion of transport information and the third portion of overhead. The overhead extractor is configured to encode the first portion of the overhead and the second portion of the overhead and to provide a field of encoded bits representative of a frame number, a channel number and an overhead byte location.

[0010] Another aspect of the present invention is an apparatus for encoding overhead information. More particularly, channels coupled to a multiplexer are provided and configured to obtain and select an overhead output. A first overhead processor is coupled to the multiplexer output to receive the overhead from the selected one of the channels. The overhead processor is configured to process out a first portion of overhead from the overhead. A path pointer processor is coupled to the overhead processor. A second overhead processor is coupled to the path pointer processor and configured to process out a second portion of

overhead of the overhead. An overhead extractor is coupled to the first overhead processor and the second overhead processor to receive the first portion of overhead and the second portion of overhead. The overhead extractor is configured to encode the first portion of the overhead and the second portion of the overhead and to provide a field of encoded bits representative of a frame number, a channel number and an overhead byte location.

BRIEF DESCRIPTION OF DRAWINGS

[0011] So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

[0012] It is to be noted, however that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0013] FIG. 1 is a block diagram of an exemplary embodiment of an STS-3 frame in accordance with the prior art;

[0014] FIG. 2 is a block diagram of an exemplary portion of an overhead extractor interface in accordance with an aspect of the present invention;

[0015] FIG. 3 is a block diagram of an exemplary embodiment of an address identifier for an overhead address signal in accordance with an aspect of the present invention;

[0016] FIG. 4 is an exemplary embodiment of a timing diagram of a portion of receive overhead interface output from an overhead extractor interface in accordance with an aspect of the present invention;

[0017] FIG. 5 is a block diagram of an exemplary embodiment of a portion of transmit overhead interface in accordance with an aspect of the present invention; and

[0018] FIGS. 6A through 6C are timing diagrams of exemplary requests of the byte replacement with masking in accordance with aspects of the present invention.

[0019] To facilitate understanding, identical reference numerals have been used, where possible, to designate substantially similar or identical elements that are common to the figures.

DETAILED DESCRIPTION OF INVENTION

[0020] Referring to FIG. 2, there is shown a block diagram of an exemplary portion of an overhead interface 100 in accordance with an aspect of the present invention. Overhead interface 100 is used for encoding overhead bytes on a receive side or input path of a network node. For purposes of explanation, a SONET framing device is described. However, it will be appreciated that receive overhead interface 100 may be used with SONET frames, Synchronous Digital Hierarchy (SDH) frames, Asynchronous Transfer Mode (ATM) cells and Internet Protocol (IP) packets, among other types of constructs having overhead or header information.

[0021] In this example, each channel 104 comprises four signals, namely, a data signal, a receive clock signal, a frame pulse signal and a data parity signal. Notably, all channels 104 may be processed by a separate processor stage 199 for each such channel for overhead removal and provisioning to buffer 119 along with a line clock signal and a frame pulse signal for each channel. Optionally, a multiplexer may be used to select a channel 104 to process, in which embodiment a single processor stage 199 may be employed. Thus, MUX 102 selects an output associated with a selected channel 104.

[0022] Channel signals 104 are provided to receive transport overhead processor 105, and more particularly, to receive (RX) SOH processor 106 of receive (RX) TOH processor 105. RX SOH processor 106 processes SOH data and parity using an incoming clock signal and frame pulse signal from MUX output 104, and provides SOH data and parity information, as well as a frame pulse signal and a

receive clock signal, to overhead extractor interface 108 via output 109. Alternatively, channel signals 104 may be directly provided to RX SOH processor 106, RX LOH processor 107 and path pointer processor 111, as illustratively shown by dashed line 101.

[0023] RX LOH processor 107 processes LOH and provides LOH data and parity information, as well as a frame pulse and a receive clock pulse signal, to overhead extractor interface 108 via output 110. Path pointer processor 111 processes path pointer overhead to, for example, identify a starting location of POH within an SPE, determine whether filler bits need to be added to an SPE or determine whether an overflow condition exists. Path pointer processor 111 provides POH and SPE information to RX POH processor 112. RX POH processor 112 provides an SPE to a drop bus (not shown) via output path 113 and provides POH data and parity information, as well as a frame pulse signal and a receive clock signal, to overhead extractor interface 108 via output 114.

[0024] The number of inputs to overhead extractor interface 108 will be dependent in part on whether information is received serially to interface 108 or whether a serial-to-parallel (SIPO) buffer is used to buffer information from channels 104 in advance of interface 100. Moreover, the number of inputs to interface 108 is dependent on the number of channels 104.

[0025] Overhead extractor interface 108 processes SOH, LOH and POH information (hereinafter collectively overhead information) from outputs 109, 110 and 114 which is provided to first-in first-out buffer (FIFO). Optionally, overhead extractor interface 108 may comprise a serial input to parallel output (SIPO) FIFO buffer configured to receive overhead information in serial and clock it out in parallel on a first-in first-out basis with reference to or off of receive system clock signal 95. Also, optionally one or more buffers may be used, as illustratively shown for SIPO FIFO buffers 119A, 119B and 119C.

[0026] Processed overhead information from overhead extractor interface 108 is provided as receive overhead address signal 115, which is generated and

formatted as described below, receive overhead data signal 116, receive overhead parity signal 117 and receive overhead clock signal 118. For purposes of clarity a 16 channel STS-3 input exemplary embodiment is described. However, fewer or more channels, as well as fewer or more STS levels, may be used in accordance with one or more aspects of the present invention. Receive overhead address signal 115 is 12 bits wide, receive overhead data signal 116 is eight bits wide, receive overhead parity signal 117 is one bit wide, and receive overhead clock signal is one line. Accordingly, 22 separate lines are provided from overhead extractor interface 108 to provide signals 115 through 118. Notably, fewer or more bits may be used to provide receive overhead address signal 115.

[0027] TOH and POH overhead bytes, namely, all overhead bytes in a frame, of channels 104 are output in parallel as receive overhead data signal 116, which is one byte wide. Continuing the example of an STS-3 frame for purposes of clarity, there are nine rows and nine columns of TOH in an STS-3 frame. Additionally, there are nine rows and three columns of POH in an STS-3 frame. To uniquely identify a channel number and a location of each overhead byte in an STS-3 frame, a 12-bit addressing scheme is employed for this example with 16 channels. This addressing scheme is reflected in receive overhead address signal 115. Other addressing schemes may be used as long as each byte, frame and channel are uniquely identified.

[0028] Referring to FIG. 3, there is shown a block diagram of an exemplary embodiment of an address identifier 120 for receive overhead address signal 115 (shown in FIG. 2) in accordance with an aspect of the present invention. Address identifier 120 comprises bits 121. Continuing the above example, twelve bits 121, namely, bits 0-11, are used to identify overhead bytes or byte fields. Bits 0 and 1 are used to identify overhead column location. Bits 2-5 are used to identify overhead row location. Bits 6 and 7 are used to identify a frame, which in this example is one of three STS-1 frames of an STS-3 frame, namely, a (STS-1) frame identifier. Bits 8-11 are used to identify a channel, which in this example is one of 16 channels 101, namely, a channel identifier.

[0029] With continuing reference to FIG. 3 and renewed reference to FIG. 2, receive overhead address signal 115 may thus be described in terms of the example as a 12 bit field having subfields 123, 124, 125 and 126. A 4-bit overhead row subfield 124 identifies one of nine rows. A 2-bit overhead column subfield 124 identifies one of three TOH columns or a POH column. A 4-bit line subfield 126 identifies one of 16 channels 104. A 2-bit STS-1 address subfield 125 identifies one of three STS-1 frames of an STS-3 frame. Again, it should be understood that fewer or more channels may be used, fewer or more STS-1 levels may be used, or other overhead or header information structures may be used.

[0030] Continuing the above-described example, with such an addressing scheme each overhead byte of each STS-1 frame of each channel 104 is mapped or encoded, a portion of which is as shown in Table 1. Table 1 lists binary values for each subfield and what such binary values correspond to with respect to channel, frame, column and row.

Table 1

Subfield 126	Subfield 125	Subfield 124	Subfield 123	Ch. No.	[Row , Column]
0000	00	0000	00	1	[1,1]
0000	00	0000	01	1	[1,2]
0000	00	0000	10	1	[1,3]
...
0000	00	0000	11	1	[1,10]
...
1111	10	1000	00	16	[9,7]
1111	10	1000	01	16	[9,8]

1111	10	1000	10	16	[9,9]
...
1111	10	1000	11	16	[9,12]

[0031] In this addressing scheme, it should be noted that columns 1 through 9 are TOH columns, where column sets 1 through 3, 4 through 6 and 7 through 9 are for a first, second and a third STS-1 frame, respectively, of the example of an STS-3 frame, and columns 10, 11 and 12 are POH columns of a first, second and third STS-1 frame, respectively, of the example STS-3 frame. This is indicated in examples [Row, Column] column in Table 1.

[0032] With continuing reference to Table 1 and renewed reference to FIG. 1, each frame has overhead within a 9-row by 3-column array and a 9-row by 1-column array, and there are three frames 10 in this example. Thus, rows may be uniquely identified by nine numbers, such as binary values 0000 through 1000 as indicated in subfield 124 of Table 1 for example, for any row provided columns are identified to a frame. Columns of an STS-N signal for N greater than one may be identified by four identifiers, for example 00 through 11 binary values as in subfield 123, provided that those values are decoded with a frame, in this example there are three frames identified by binary values 00 through 10 in subfield 125 of Table 1.

[0033] The first example underlined in Table 1 is 0000 (for a first channel) 00 (for a first frame) 0000 (for a first row) 00 (for a first column), which when decoded is an A1 overhead byte or byte field [1,1] of SOH of a first STS-1 frame from channel 1. The second example underlined in Table 1 is 1111 (for a last channel) 10 (for a third frame) 1000 (for a ninth row) 11 (for a fourth column), which when decoded is an N1 or Z5 TCM byte or byte field [9,12] of POH of a third STS-1 frame from channel 16.

10

Table 2

Subfield 126	Subfield 125	Subfield 124	Subfield 123	Ch. No.	[Row , Column]
0000	00	0000	00	1	[1,1]
0000	00	0000	01	1	[1,2]
0000	00	0000	10	1	[1,3]
0000	00	0000	11	1	[1,4]
...
1111	10	1000	00	16	[9,9]
1111	10	1000	01	16	[9,10]
1111	10	1000	10	16	[9,11]
1111	10	1000	11	16	[9,12]

[0035] Furthermore, alternatively, numbers 1 through 4 may uniquely identify columns for any column provided rows are identified to a frame, for example row sets 1 through 9, 10 through 18 and 19 through 27. Accordingly, decoding schemes be limited to a least order of magnitude. For example, if ten identifiers were needed, then a four-bit system, namely 2^4 or 16 possible identifiers, would be sufficient. Additionally, unused identifiers may be used for masking as described in more detail below.

[0036] Referring to FIG. 4, there is shown an exemplary embodiment of a timing diagram of a portion of receive overhead interface output, namely from overhead extractor interface 108 (shown in FIG. 2), in accordance with an aspect of the present invention. In FIG. 4, each overhead byte is identified using the above-described example of a 12-bit overhead address identification scheme for an STS-

3 frame provided along 16 channels using encoding as in Table 1. However, for clarity, subfields are parenthetically indicated (subfield 126 value, subfield 125 value, subfield 124 value, subfield 123 value) with integer and not in binary. For example, byte 127, an E1 byte of a first STS-1 frame from channel 4 of channels 101, is encoded as (3,0,1,1).

[0037] With continuing reference to FIG. 4 and renewed reference to FIGS. 1 through 3, a byte of overhead for a particular line or channel interface is not predetermined. In other words, relationship of signals on channels 104 may not be exactly aligned to a same clock edge owing to differences frequency or phase, among other variables. Thus, for example, not all bytes from an SOH row, nine columns wide, will output sequentially owing to differences in frequency or phase between STS-1 frames delivered on different channels, though adjacent overhead bytes from a same line interface will output sequentially with other possible bytes from other channels interleaved or not interleaved from time-to-time.

[0038] Depending in part on percentage of overhead bytes to an entire frame, receive overhead clock signal 118 may be slower in frequency than receive system clock signal 95. For example, if an SPE uses more clock cycles to process than clock cycles used to process overhead, then the period of the clock cycles used on the overhead may be widened. Thus, receive clock signal 95 may be divided by divide by counter 94 to produce receive overhead clock signal 118 with a slower frequency than that of receive clock signal 95.

[0039] While not wishing to be bound by theory, it is typically less difficult to align clock edges to data edges for at slower clock speeds, so clocking off a frequency fraction of receive system clock 95 and aligning edges to receive overhead data signal 116 with receive overhead clock signal 118, as well as receive overhead address signal 115 and receive overhead parity signal 117, should result in more accurate processing and interfacing with external devices of slower clock speeds. Additionally, a lower clock speed allows less expensive components, namely, components that do not require higher clock speeds, to be employed.

[0040] Referring to FIG. 5, there is shown a block diagram of an exemplary embodiment of a portion of transmit overhead interface 130 in accordance with an aspect of the present invention. Noticeably, transmit overhead interface 130 is similar to receive overhead interface 100 (shown in FIG. 2). However, instead of having an overhead extractor interface 108 (shown in FIG. 2), a transmit path has an overhead inserter interface 138. This is because encoded overhead information is received by overhead inserter interface 138. Overhead inserter interface 138 inserts decoded overhead information as parsed out.

[0041] Overhead data signal 195 and overhead data parity signal 194 are provided to write logic 196 for writing to memory 197, which may be a volatile memory such as a random access memory (RAM), a non-volatile memory such as a flash memory or erasable programmable read only memory (EPROM), and the like. Overhead inserter interface 138 provides transmit overhead clock signal 131 and transmit overhead address signal 135 to decoder 198. Decoder 198 decodes the encoded overhead information from signal 135 for accessing overhead data bytes written to memory 197, and in response providing transmit overhead parity signal 137 and transmit overhead data signal 136. Transmit overhead parity signal 137 is similar to receive overhead parity signal 117. Transmit overhead data signal 136 is similar to receive overhead data signal 116. Transmit overhead address signal 135 is similar to receive overhead address signal 115.

[0042] After buffering overhead data and parity from signals 136 and 137, a transmission input signal 143 is received to path pointer processor 141. Path pointer processor provides pointer information to transmit (TX) POH processor 142. TX POH processor 142 requests a POH byte by sending a frame pulse signal 167 to buffer 139, and in response buffer 139 provides parity and overhead byte data signals 168 and 169. Overhead byte data signal 168 provides an overhead byte for insertion at a requested location in a frame, or more particularly to form frame overhead. Accordingly, a requested overhead byte is inserted, which is ultimately destined for output stream 147. Notably, buffer 139 may comprise one or more buffers.

[0043] TX LOH processor 133 and TX SOH processor 132 of TX TOH processor 134 operate as does TX POH process, except rather than requesting POH overhead bytes for insertion, processors 133 and 132 request LOH and SOH bytes, respectively, for insertion. These requests are made using frame pulse signals 157 and 147. LOH overhead bytes are provided on signal 159 and associated parity is provided on signal 158. SOH overhead bytes are provided on signal 149 and associated parity is provided on signal 148. Notably, signals 169, 159 and 149 may be an eight-bit wide parallel out, as illustratively shown, or a single serial stream. Processors 142, 133 and 132 obtain POH, LOH and SOH overhead data bytes, respectively, for insertion to provide output overhead stream 147.

[0044] In the transmit direction, the above-described encoding or addressing of transport information may be expanded to provide additional functions such as byte replacement with masking and inverting (XORing) of bits in the internal overhead byte (prior to any replacement). Essentially, this expanded addressing facilitates transmit overhead interface 130 to receive more information from a device exterior to such an insertion interface 130 using an external interface thereto. Therefore, this additional information is not limited to the sample functions described. For example, additional information may include the number of times to repeat a given byte across consecutive frames or other configuration information.

[0045] One embodiment to expand the above-described addressing scheme without increasing the number of bits used in such addressing scheme comprises using unused row identifiers. As there are only 9 rows in a SONET frame and two to the fourth power provides sixteen possible combinations, there are seven additional unused identifiers. Such additional identifiers may be used with masking and XORing as additional functions. In Table 3 for byte replacement, masking and XORing identifiers on an STS-1 basis, rows 10 and 11 are XORed for all columns, rows 12 and 13 for columns 1 and 2 are XORed, rows 12 and 13 for columns 3 and 4 are masked, and rows 14, 15 and 16 are masked for all columns.

Table 3

		00	01	10	11
ROW/COL		1	2	3	4
0000	1	A1	A2	J0/Z0/NU	J1
0001	2	B1/UD	E1/UD	F1/NU	B3
0010	3	D1/UD	D2/UD	D3/UD	C2
0011	4	H1	H2	H3	G1
0100	5	B2	K1/UD	K2/UD	F2
0101	6	D4/UD	D5/UD	D6/UD	H4
0110	7	D7/UD	D8/UD	D9/UD	F3/Z3
0111	8	D10/UD	D11/UD	D12/UD	K3/Z4
1000	9	S1/Z1	M1/Z2	E2/NU	N1/Z5
1001	10	A1	A2		H4
1010	11	B1			B3
1011	12	H1	H2		H4
1100	13	B2			F3/Z3
1101	14	H1	H2		G1
1110	15		K1	K2	K3/Z3
1111	16	S1	M1		N1/Z5

[0046] Another embodiment to increase the number of bits in for the above-described address scheme is to use extra bits to identify a function to apply to a byte identified by non-extra bit fields, as illustratively shown in Table 4.

Table 4

13 – 12	11 – 8	7 – 6	5 -2	1-0
Function	Channel	Frame	Row	Column

[0047] For example, a function as identified by bits 13 –12 may be an overhead byte for bits 00, a masking byte for bits 01, and an XOR byte for bits 10 or 11.

[0048] Use of addressing or encoding identifiers like the ones described above, facilitates outputting addresses or identifiers sequentially to request information from an exterior device. One sequence of a request for “inserting a byte with masking” may be: (i) Overhead inserter interface 138 outputs an address 135 to request an overhead byte; (ii) overhead inserter interface 138 requests for a mask, which is the same size as such overhead byte requested, such as 8-bits; and (iii) insertion is done only for those bits of such overhead byte requested that have a corresponding mask bit set, for example set to 1.

[0049] FIGS. 6A through 6C are timing diagrams of exemplary requests of the above-described byte replacement with masking in accordance with an aspect of the present invention. Referring to FIGS. 5, 6A, 6B and 6C, transmit overhead enable signal 151 is provided to overhead inserter interface 138 to enable overhead inserter interface 138 to transmit overhead, and thus transmit overhead enable signal 151 is used for masking. In FIG. 6A, H2 and H3 value replacement and G1 masking are illustratively shown when transmit overhead enable signal 151 is active or logic high at locations 152, 153 and 154, respectively. In FIG. 6B, H2 masking and G1 value replacement are illustratively shown when transmit overhead enable signal 151 is active or logic high at locations 161 and 162, respectively.

[0050] In FIG. 6C, H2 XORing and H3 value replacement are illustratively shown when transmit overhead enable signal 151 is active or logic high at location 163. With continued reference to FIG. 6C, when address signal 135 equals (1,2,12,1), row number is 12 and column number is 1. This corresponds to an H2 XOR byte request in Table 3. This H2 XOR byte is transferred in the next clock cycle via transmit overhead data signal 136, and it is a valid XOR byte since transmit overhead enable signal 151 is asserted high during such transfer. An illegal transmit overhead enable operation 164 is illustratively shown too for purposes of comparison.

[0051] For purposes of illustration, a comparison with respect to the number of pins used in accordance with the present invention as compared with the prior art is provided. As shown by an example of a 16 channel by STS-3 frame structure, a total number of overhead associated pins for an integrated circuit chip is receive overhead pins plus transmit overhead pins. In the above-described example, there are 12 pins associated with transmit overhead address signal 135, eight pins associated with transmit overhead data signal 136, one pin associated with transmit overhead clock signal 131 and one pin associated with transmit overhead parity signal 137 and one pin for transmit enable or a total of 23 pins on the transmit side. An additional 22 pins on the receive side, namely, a 12 pins for receive overhead address signal 115, eight pins for receive overhead data signal 116, one pin for receive overhead parity signal 117 and one pin for receive overhead clock signal 118, are added to the transmit side pins for a total of 45 pins. If we compared this with prior art approaches for a similar embodiment of 16 channels by an STS-3 frame, the total number of pins may be as high as $3 \times 3 \times 16 \times 2$, plus one for transmit enable, for a total of 289 pins, where $3 \times 3 \times 16 \times 2$ is three pins for SOH, LOH and POH times three pins for each STS-1 frame times 16 pins for each channel times two to account for both the transmit and receive sides.

[0052] By having fewer pins, semiconductor manufacture is enhanced both in terms of cost, as well as manufacturability. Additionally, creating circuits on a

PATENT

Attorney Docket No.: 812004

Express Mail No. EL 804719681 US

printed circuit board or other membrane is enhanced by having fewer traces with which to contend.

[0053] Although the teachings of the present invention that have been shown and described in detail herein, those skilled in the art can readily devise other varied embodiments that still incorporate the teachings and do not depart from the scope and spirit of the invention.